



## 500V N-Channel MOSFET

### Features

- $V_{DS}=500V$   $I_D=25A$
- $R_{DS(ON)}=0.21\Omega$ (Typ.)@ $V_{GS}=10V, I_D=11.5V$
- Low On-Resistance
- Improved dv/dt capability
- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available
- Fast switching speed

### PIN DESCRIPTION



### Applications

- High frequency switching mode power supply
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)

Part Number	Package	Marking	ROHS Status	Packing
SI25N50AP	TO-3P	SI25N50AP	Pd-Free	Box(Tube)

### Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Value	Unit	
$V_{DS}$	Drain-Source Voltage	500	V	
$V_{GS}$	Gate-Source Voltage	$\pm 30$	V	
$I_D$	Continuous Drain Current	$T_c=25^\circ C$	25	A
		$T_c=100^\circ C$	18	A
$I_{DM}$	Pulsed Drain Current	88	A	
$E_{AS}$	Single Pulse Avalanche Energy	1400	mJ	
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ C$	
$P_D$	Total Power Dissipation	$T_c=25^\circ C$	50	W

### THERMAL RESISTANCE RATINGS

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JA}$	Maximum Junction-to-Ambient	-	67	$^\circ C/W$
$R_{\theta JC}$	Maximum Junction-to-Case	-	3.2	

## Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	TYP.	Max.	Unit
<b>Static Characteristics</b>						
V <sub>(BRV)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> =0V, I <sub>D</sub> = 250uA	500	-	-	V
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	3	-	4	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =500V, V <sub>GS</sub> =0V	-	-	1	uA
		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V,	-	-	10	uA
I <sub>GSS</sub>	Gate-source leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±30V	-	-	±100	nA
R <sub>DS(on)</sub>	Drain-source on-state resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =12.5A	-	0.21	0.26	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =30V, I <sub>D</sub> =5.5A	-	25	-	S
<b>Dynamic Characteristic</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DD</sub> =400V I <sub>D</sub> =25A	-	69	-	nC
Q <sub>gs</sub>	Gate-Source Charge		-	22	-	nC
Q <sub>gd</sub>	Gate-Drain Charge		-	24	-	nC
T <sub>d(on)</sub>	Turn-on delay time	I <sub>D</sub> =25A, V <sub>DD</sub> =250V, R <sub>G</sub> =25Ω, V <sub>GS</sub> =10V	-	60	-	nS
T <sub>r</sub>	Rise time		-	122	-	nS
T <sub>d(off)</sub>	Turn-off delay time		-	124	-	nS
T <sub>f</sub>	Fall time		-	77	-	nS
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V f=1.0MHz	-	3086	-	pF
C <sub>oss</sub>	Output Capacitance		-	290	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	24	-	pF
<b>Source-Drain Diode</b>						
V <sub>SD</sub>	Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =1A	-	-	1	V
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	88	A
I <sub>S</sub>	Maximum Continuous Drain to Source Diode Forward Current		-	-	25	A
T <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> =0V, I <sub>F</sub> =25A, diF/dt=100A/μs	-	524	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	9.6	-	uC

### Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. L=60mH, I<sub>AS</sub>=7A, V<sub>DD</sub>=150V, R<sub>G</sub>=25Ω, Starting T<sub>J</sub>=25°C.
3. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2% .
4. I<sub>SD</sub> ≤ 11A, di/dt ≤ 200A/μs, V<sub>DD</sub> ≤ B<sub>V</sub>DSS, Starting T<sub>J</sub> = 25°C.

## Typical Performance Characteristics




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)

## Typical Performance Characteristics (Cont.)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT22N50 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF22N50 (Note F)




Figure 12: Maximum Forward Biased Safe Operating Area for AOTF22N50L (Note F)








Figure 11: Current De-rating (Note B)

## Switching Time Test Circuit and Wave forms



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms



## Soldering Methods for Products


Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate(TL to TP)	<3°C/sec	<3°C/sec
Preheat -Temperature Min(Ts min) -Temperature Max(Ts max) -Time(min to max)(ts)	- 100°C 150°C 60 to 120 sec	- 150°C 200°C 60 to 180 sec
Ts max to TL - ramp-up rate	<3°C/sec	<3°C/sec
Time maintained above: -Temperature(TL) -Time(TL)	183°C 60 to 150 sec	217°C 60 to 150 sec
Peak Temperature(TP)	240°C+0/-5°C	250°C+0/-5°C
Time within 5°C of actual Peak Temperature	10 to 30 sec	20 to 40 sec
Ramp-down Rate	<6°C/sec	<6°C/sec
Time 25 °C to Peak Temperature	<6 minutes	<8 minutes



- Note :**
- 1.Storage environment: Temperature=10°C to 35@Humidity=45%±15%
  - 2.Reflow soldering of surface-mount devices
  - 3.Flow(wave) soldering(solder dipping)

Products	Peak Temperature	Dipping Time
Pb devices	245°C±5°C	5sec±1sec
Pb-free devices	250°C+0/-5°C	5sec±1sec

## Package Outline



unit: mm					
Symbol	Min	Max	Symbol	Min	Max
A	4.80	5.00	E	15.4	15.8
A1	1.40	1.60	E1	13.6Typ.	
A2	2.30	2.50	E2	9.6Typ.	
b	0.8	1.2	e	5.45Typ.	
b1	2.90	3.25	G	4.8Typ.	
b2	1.90	2.25	H	39.5	40.5
C	0.50	0.75	H1	22.9Typ.	
D	19.7	20.1	L	7.4Typ.	
D1	13.9Typ.		L1	9.0Typ.	
D2	12.9REF		Ø1	60Typ.	

**■ Important Notice**

Si-Trend reserves the right to change all product 、 product specifications and data without prior notice ; Our customer Please confirm to place an order confirmation before make the integrity of information complete and up-to-date ◦

Any semiconductor under specific conditions are possible to certain failure or malfunction rate ; Customers are responsible in the use of Si-Trend products to system design and manufacturing in compliance with safety standards and adopting safety measures , To avoid the potential risk of failure may cause the personal safety and property loss ◦

Si-Trend Always refine on to provide more excellent products

**■ Modify record**

Date	Version	Description	Pagination
20170318	A.0	original	8