



## 500V N-Channel MOSFET

### ■ Features

- $V_{DSS}=500V$   $I_D=25A$
- $R_{DS(ON)}=0.21\Omega$ (Typ.)@ $V_{GS}=10V, I_D=12.5V$
- Low On-Resistance
- Improved dv/dt capability
- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available
- Fast switching speed

### ■ PIN DESCRIPTION



### ■ Applications

- High frequency switching mode power supply
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)

Part Number	Package	Marking	ROHS Status	Packing
SI25N50AH	TO-247	SI25N50AH	Pd-Free	Box(Tube)

### ■ Absolute Maximum Ratings ( $T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Value	Unit	
$V_{DS}$	Drain-Source Voltage	500	V	
$V_{GS}$	Gate-Source Voltage	$\pm 30$	V	
$I_D$	Continuous Drain Current	$25$	A	
		$18$	A	
$I_{DM}$	Pulsed Drain Current	88	A	
$E_{AS}$	Single Pulse Avalanche Energy	1400	mJ	
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	-55 to 150	°C	
$P_D$	Total Power Dissipation	$T_c=25^\circ C$	50	W

### ■ THERMAL RESISTANCE RATINGS

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JA}$	Maximum Junction-to-Ambient	-	65	°C/W
$R_{\theta JC}$	Maximum Junction-to-Case	-	3.2	

## Electrical Characteristics ( $T_C=25^\circ\text{C}$ unless otherwise specified )

Symbol	Parameter	Test Conditions	Min.	TYP.	Max.	Unit
<b>Static Characteristics</b>						
$V_{(\text{BRV})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	500	-	-	V
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	3	-	4	V
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{DS}=500\text{V}, V_{GS}=0\text{V}$	-	-	1	$\mu\text{A}$
		$V_{DS}=400\text{V}, V_{GS}=0\text{V}$	-	-	10	$\mu\text{A}$
$I_{GSS}$	Gate-source leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$	-	-	$\pm 100$	nA
$R_{DS(\text{on})}$	Drain-source on-state resistance	$V_{GS}=10\text{V}, I_D=12.5\text{A}$	-	0.21	0.26	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=30\text{V}, I_D=5.5\text{A}$	-	25	-	S
<b>Dynamic Characteristic</b>						
$Q_g$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DD}=400\text{V}$ $I_D=25\text{A}$	-	69	-	nC
$Q_{gs}$	Gate-Source Charge		-	22	-	nC
$Q_{gd}$	Gate-Drain Charge		-	24	-	nC
$T_{d(\text{on})}$	Turn-on delay time	$I_D=25\text{A}, V_{DD}=250\text{V}$ , $R_G=25\Omega, V_{GS}=10\text{V}$	-	60	-	nS
$T_r$	Rise time		-	122	-	nS
$T_{d(\text{off})}$	Turn-off delay time		-	124	-	nS
$T_f$	Fall time		-	77	-	nS
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}$ $f=1.0\text{MHz}$	-	3086	-	pF
$C_{oss}$	Output Capacitance		-	290	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	24	-	pF
<b>Source-Drain Diode</b>						
$V_{SD}$	Diode Forward Voltage	$V_{GS}=0\text{V}, I_S=1\text{A}$	-	-	1	V
$I_{SM}$	Maximum Pulsed Drain to Source Diode Forward Current	-	-	88	A	
$I_S$	Maximum Continuous Drain to Source Diode Forward Current	-	-	25	A	
$T_{rr}$	Reverse Recovery Time	$V_{GS}=0\text{V}, I_F=25\text{A}$ , $dI/dt=100\text{A}/\mu\text{s}$	-	524	-	ns
$Q_{rr}$	Reverse Recovery Charge		-	9.6	-	uC

### Notes:

- Repetitive Rating: Pulse width limited by maximum junction temperature.
- $L=60\text{mH}$ ,  $I_{AS}=7\text{A}$ ,  $V_{DD}=150\text{V}$ ,  $R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$ .
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$  .
- $I_{SD}\leq 11\text{A}$ ,  $di/dt\leq 200\text{A}/\mu\text{s}$ ,  $V_{DD}\leq B_{VDSS}$  , Starting  $T_J = 25^\circ\text{C}$ .

## Typical Performance Characteristics




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)

### Typical Performance Characteristics (Cont.)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT22N50 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF22N50 (Note F)




Figure 12: Maximum Forward Biased Safe Operating Area for AOTF22N50L (Note F)








Figure 11: Current De-rating (Note B)

## Switching Time Test Circuit and Wave forms



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms



## Soldering Methods for Products

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate(TL to TP)	<3°C/sec	<3°C/sec
Preheat	-	-
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(min to max)(ts)	60 to 120 sec	60 to 180 sec
Ts max to TL	<3°C/sec	<3°C/sec
- ramp-up rate		
Time maintained above:		
-Temperature(TL)	183°C	217°C
-Time(TL)	60 to 150 sec	60 to 150 sec
Peak Temperature(TP)	240°C+0/-5°C	250°C+0/-5°C
Time within 5°C of actual Peak Temperature	10 to 30 sec	20 to 40 sec
Ramp-down Rate	<6°C/sec	<6°C/sec
Time 25 °C to Peak Temperature	<6 minutes	<8 minutes


Figure 1: Temperature profile



Note : 1. Storage environment: Temperature=10°C to 35@Humidity=45%±15%  
 2. Reflow soldering of surface-mount devices  
 3. Flow(wave) soldering(solder dipping)

Products	Peak Temperature	Dipping Time
Pb devices	245°C±5°C	5sec±1sec
Pb-free devices	250°C+0/-5°C	5sec±1sec

### Package Outline



**unit: mm**

Symbol	Min	Max	Symbol	Min	Max
A	4.80	5.20	E	15.60	16.0
A1	2.21	2.61	E1		13.3Typ.
A2	1.90	2.10	E2		5.0Typ.
b	1.10	1.35	E3		2.50Typ
b1	2.0Typ		e	5.44Typ.	
b2	3.0Typ		P	3.50	3.70
C	0.55	0.75	P1	-	7.40
D	20.80	21.20	L	19.42	20.42
D1	16.55Typ.		L1	4.13Typ.	
D2	1.2Typ		S	6.05	6.25

## ■ Important Notice

Si-Trend reserves the right to change all product、product specifications and data without prior notice ; Our customer Please confirm to place an order confirmation before make the integrity of information complete and up-to-date 。

Any semiconductor under specific conditions are possible to certain failure or malfunction rate ; Customers are responsible in the use of Si-Trend products to system design and manufacturing in compliance with safety standards and adopting safety measures , To avoid the potential risk of failure may cause the personal safety and property loss 。

Si-Trend Always refine on to provide more excellent products

## ■ Modify record

Date	Version	Description	Pagination
20170418	A.0	original	8